

Fig. 1




Fig. 2




Fig. 3A




Fig. 3B

Title: TWO-WIRE INTERFACE IN WHICH A MASTER COMPONENT MONITORS THE DATA LINE DURING THE PREAMBLE GENERATION PHASE FOR SYNCHRONIZATION WITH ONE OR MORE SLAVE COMPONENTS

Inventors: Gerald L. Dybsetter and Jayne C. Hahn

Docket No.: 15436.366.1

4 / 7




Fig. 3C






Fig. 4



*Fig. 5*



*Fig. 6*

| Field     | Bits       |  |
|-----------|------------|--|
| PRE       | 64:33 (32) | -- preamble  |
| ST        | 32:31 (2)  | -- start of frame                                      |
| OP        | 30:29 (2)  | -- operation code<br>(ADDR=00, WR=01, RD=11, RDINC=10) |
| PRTAD     | 28:26 (5)  | -- port address  |
| DEVAD     | 25:19 (5)  | -- device address                                      |
| TA        | 18:17 (2)  | -- bus turnaround phase & transfer acknowledge         |
| ADDR/DATA | 16:1 (16)  | -- address or data                                     |
| IDLE      | 0 (1)      | -- end of transmission                                 |
|           | 65         | -- transaction bit length                              |

**Fig. 7**  
*(Prior Art)*